Transparent oxide semiconductors such as ZnO, InZnO, ZnSnO, and InGaZnO (IGZO) have attracted considerable attention as next-generation channel materials to replace conventional amorphous Si channels for thin film transistors (TFTs) due to their numerous advantages including high field effect mobility (l EF ), small sub-threshold swing (SS), good uniformity, transparency, and especially their potential to be fabricated using simple and large-area sputtering processes. [1] [2] [3] [4] Although IGZO-based TFTs can satisfy the requirements of backplanes for active matrix liquid crystal displays and active matrix organic light emitting diodes among current oxide channel materials, the high cost of indium and gallium in IGZO channels remains a critical drawback. 2, 5, 6 For this reason, cost effective TiO 2 channel layers prepared by plasmaenhanced atomic layer deposition, metal-organic chemical vapor deposition, pyrolysis, and magnetron sputtering have been suggested as alternatives to high-cost IGZO channel layers due to the abundance and low cost of titanium. [7] [8] [9] Among the methods that have been suggested for fabricating n-type TiO 2 channels, magnetron sputtering is the most effective process for fabricating large-area TiO 2 -based backplanes like IGZO TFTs. In our previous work, we reported that amorphous TiO x films prepared by DC sputtering could be applied to TFTs (l EF : 0.69 cm 2 /V s), as a channel layer due to their ntype semiconductor properties. 10 Meanwhile, Park et al. reported that anatase TiO 2 films formed by furnace annealing exhibit n-type semiconductor behavior and can be applied to channel layers for oxide TFTs (l EF : 0.11 cm 2 /V s). 11 Although the possibility of TiO 2 films as a channel layer for TFTs has been widely investigated, the exact mechanism of rapid thermal annealing (RTA)-induced n-type semiconductor behavior of amorphous and anatase TiO 2 channel layers remains unclear. Therefore, it is imperative to understand the exact mechanism of the semiconductor behavior in both amorphous and anatase TiO 2 channel layers for high mobility TiO 2Àx based TFTs.
In this letter, we report d-orbital ordering-induced semiconducting behavior of rapidly thermal annealed amorphous and anatase TiO 2 channel layers for high mobility TFTs. Based on high resolution transmission electron microscopy (HRTEM) and X-ray absorption spectroscopy (XAS) analysis, we correlated the performance of TiO 2Àx -based OxTFTs with the microstructure and electronic structure of amorphous and anatase TiO 2Àx channels. In addition, the effects of ambient annealing time in oxygen during the RTA process on V on shift and formation of shallow/deep traps of anatase TiO 2Àx -based TFTs were investigated in detail.
Oxygen-deficient TiO 2Àx channel-based OxTFTs with bottom-gate and top S/D contact configuration were prepared on thermally grown 100 nm-thick silicon dioxide (SiO 2 ) dielectric coated p þþ -Si substrates (<$10 À4 X cm). A 50 nm-thick TiO 2Àx layer was deposited by a conventional DC magnetron sputtering system using an oxygen-deficient black TiO 2Àx (purity 99.995%) target at a constant working pressure of 2 mTorr and Ar flow rate of 20 sccm with varying DC power of 110, 130, and 150 W. The TiO 2Àx channel layers were then rapidly thermal-annealed at identical working pressure of 5 mTorr under ambient O 2 (O 2 inflow rate of 10 sccm) for 3-9 min. Next, 100 nm-thick Mo source and drain (S/D) electrodes were deposited onto the annealed TiO 2Àx layers using a DC magnetron sputtering apparatus at a constant DC power of 120 W, Ar flow rate of 20 sccm, and working pressure of 1 mTorr. The TiO 2Àx layers and Mo S/D electrodes were patterned by a thin metal shadow mask (0.05 mm-thick invar) with an active dimension ratio of 35:1. The performances of amorphous and anatase TiO 2Àx channel based-TFTs were analyzed using a customized semiconductor parameter analyzer (HP4145B) system in a light-tight box. Microstructural changes to the TiO 2Àx channel layer were examined by X-ray diffraction ( 
where g m is the transconductance and C ox is the capacitance per unit area of the gate insulator. The (SS) value was extracted by the following approximation:
Figure 1(a) shows the XRD plots of the rapidly thermalannealed TiO 2Àx films prepared with different DC power levels (110, 130, and 150 W) and increasing annealing temperature. With increasing RTA temperature, the structure of the DC sputtered TiO 2Àx film changed from an amorphous to anatase phase. A strong peak was observed at 2h ¼ 25.38 , indicating that the crystalline anatase phase has (101) preferred orientation. In addition, it was noteworthy that RTAinduced crystallization of the TiO x layer was significantly dependent on the level of DC power applied to oxygendeficient TiO 2Àx target. The RTA-induced transition temperature that necessary for producing a shift from amorphous to anatase phase decreased slightly with increasing DC power. Compared to TiO 2Àx films grown at 110 W DC power, the TiO 2Àx film sputtered at 150 W DC power crystallized at a lower RTA temperature of 300 C. At a RTA temperature of 400 C, the TiO 2Àx films grown at 110 W DC power exhibited a complete amorphous structure, while TiO 2Àx films showed a strong (101) peak at 2h ¼ 25. 38 , consistent with an anatase structure. The crystallization temperature lowing of the sputtered TiO 2Àx films could be attributed to a decrease in potential energy for crystallization in the TiO x layers.
14 The semiconducting behavior of amorphous or antatase TiO 2Àx layers was evaluated with TiO 2Àx (50 nm)-based TFT devices using an O 2 ambient RTA process at a constant RTA temperature of 400 C for 4 min. The TFT device performance was observed at the source-drain bias voltage (V DS ) of 0.1 and 10.1 V as shown in Fig. 1(b) . Conversely, the TFTs with a pristine TiO 2Àx channel layer did not exhibit normal TFT characteristics or an appreciable source-drain current (I DS ) modulation due to the insulating properties of the pristine TiO 2Àx channel layer. However, TFTs with TiO 2Àx channels generated by rapid thermal annealing exhibited representative n-channel behavior regardless of their microstructure. It was noteworthy that TFTs with 400 C annealed TiO 2Àx channel prepared at 110 W exhibited typical n-type TFT performance despite possessing an amorphous structure identical to pristine TiO 2Àx layers. The device performance of amorphous TiO 2Àx TFTs was as follows: l FE of 0.27 cm 2 /V s, SS of 5.77, and off-state current (I off ) of 1.18 Â 10 À10 A at onvoltage (V on ) of À4 V. It is well known that TiO 2 semiconductors have an octahedral coordination symmetry with d-electron molecular orbitals that are dependent on the specific crystalline phase. 11, 15 The insulator to semiconductor transition in amorphous TiO 2Àx films indicated the possibility of d-orbital splitting between adjacent Ti-Ti atoms by short range ordering given adequate thermal energy. TFTs with TiO 2Àx channels prepared at 130 W DC power showed improved device performance with a l FE of 0.57 cm 2 /V s and SS of 3.89 at an on-voltage (V on ) of À8.5 V but had an increased I off value of 2.47 Â 10 À10 A. Further, the onvoltage (V on ) value of TFT with TiO 2Àx channel prepared at 130 W, which was defined as V GS at the minimum I DS value, was also shifted from À4 V to À8.5 V at the saturation of V DS ¼ 10.1 V. However, further negative shifts of V on were not observed in TFTs with TiO 2Àx channels prepared at 150 W of DC power. In general, negative shifts of V on (or V off ) for n-type TFTs are believed to be related to the relative abundance of free electron carriers in the TiO 2Àx channel layer. 16, 17 In our experiments, all TiO 2Àx channel thickness was fixed at 50 nm, and thus the density of free electrons could not have been influenced by channel thickness. RTA-induced net-created free electron charge density (Q induced ) during the transition from an amorphous to anatase phase in TiO 2Àx semiconductors can be estimated from the V on shift value using the following relationship:
where q is the magnitude of the electron charge (1.602 Â 10 À19 C). The calculated value of Q induced after amorphous to anatase transition of TiO 2Àx channels prepared with 110 W and 130 W DC power was 9.70 Â 10 11 cm
À2
. Therefore, the improved performance of TFTs with anatase TiO 2Àx channels may be explained by the generation of a larger amount of free carriers in anatase TiO 2Àx channels than amorphous TiO 2Àx channels during the 400 C RTA process. In the meantime, the off-state drain current (I off ) of TFTs steadily increased from 1.18 Â 10 À10 A to 2.47 Â 10 À10 A as V on shifted toward negative V GS direction (D À4.5 V). Interestingly, the increase in DC power led to an increased l FE for TFTs from 0.27 cm 2 / V s to 0.59 cm 2 /V s in addition to a negative V on shift and larger I off value. In silicon-based TFTs, the I off value is primarily determined by trap density in the band gap, where higher trap densities are the result of the increased value of I off . 19 Indeed, the tendency of I off and l FE to increase as a result of negative V on shifts of transfer curves, indicated that the RTA process resulted in not only enhancement of l FE by generation of free electrons but also unintentionally by creation of trap states in band gaps during the amorphous to anatase phase transition. Specifically, TFTs with anatase TiO 2Àx channels prepared at 150 W DC power exhibited higher l FE and I off values of 0.98 cm 2 /V s compared with TFTs with TiO 2Àx channels prepared at 130 W DC power. Further, only a relatively small variation in SS value (D À0.29 V/decade) between the two TFTs was observed without a shift in V on shift indicating the presence of an additional non-negligible parameter in charge carrier transport. However, the SS variation between TFTs with amorphous and anatase TiO 2Àx channels was D À1.88 V/decade.
The semiconducting behavior in amorphous and anatase TiO 2Àx channel layers and detailed electronic structure of the conduction band were qualitatively studied by XAS and XPS. Normalization of the O K edge spectra was performed to identify the conduction band states by eliminating the back ground contribution of the synchrotron beam current and subsequent scaling of differences between pristine, amorphous, and anatase TiO 2Àx phases. It is known that the conduction band of TiO 2Àx semiconductors is largely derived from Ti 3d. 15 The O K edge spectra are comprised of various conduction band states based on the octahedral symmetry, namely, t 2g (Ti 3d þ O 2pp), e g (Ti 3d þ O 2pr), and two features corresponding to Ti 4sp þ O 2p. 15 As shown in Fig. 2(a) , noticeable crystal-field splitting of conduction band states was observed in the 3d, 4s, and 4p orbitals of TiO 2Àx layers even in the amorphous phase semiconductor, which had a relatively larger e g state intensity that was influenced by the d-orbital electrons obtained from all of the annealed TiO 2Àx layers regardless of structure. Enhancement of the e g state indicated larger z 2 and x 2 -y 2 , which were then able to induce easy charge transport due to expansion of the octahedral symmetry basis. However, we did not obtain meaningful results from pristine TiO 2Àx layers. The e g state of d-orbitals is known to be closely related to the transition from TiO 2 to Ti 2 O 3 with oxygen-deficient stoichiometry. 11 XPS examination of the TiO 2Àx semiconducting layer also was carried out to associate the Ti 2 O 3 states in TiO 2Àx semiconductors with d-electron molecular ordering, as shown in Fig. 2(b) . XPS core level spectra of Ti 2p 3 10, 20 In particular, we confirmed the existence of a Ti 3þ state, indicating the presence of an oxygen-deficient state that acted as an n-type dopant in both amorphous and anatase TiO 2Àx semiconductors. 10, 21 These results suggest that RTA-induced crystal-field splitting of d-orbital and unoccupied d-orbital electrons from an oxygen-deficient Ti 3þ state could contribute to the semiconducting behavior of amorphous/anatase phase TiO 2Àx thin films.
HRTEM examination was performed to correlate the microstructure and electrical properties of amorphous and anatase TiO 2Àx semiconductors as shown in Fig. 3 . Figure  3 layer. Figures 3(b)-3(d) show the enlarged HRTEM images obtained from TiO 2Àx channel layers annealed at 400 C and prepared at different DC powers. In the case of TiO 2Àx layers prepared at 110 W DC power, similar amorphous structure of the pristine TiO 2Àx layer was observed as shown in Fig. 3(b) . Although both samples had a similar amorphous structure, the annealed TiO 2Àx based TFTs exhibited typical n-type channel characteristics due to d-orbital ordering as shown in Fig. 1(b) . On the other hand, Fig. 3(c) shows that the 400 C annealed TiO 2Àx channel layer prepared at 130 W DC power had a short range-ordered structure. The arrows in the enlarged image indicate the nanocrystalline TiO 2Àx phase embedded in the amorphous TiO 2Àx matrix. The bright dots in the FFT image indicate that the annealed TiO 2Àx consisted of both nanocrystalline and amorphous phases. In the case of the 400 C annealed TiO 2Àx channel layer prepared at 150 W DC power, shown in Fig. 3(d) ), an anatase structure was confirmed by XRD results even though it underwent the same annealing temperature as 110 W and 130 W-grown TiO 2Àx layers. It was noteworthy that the amorphous to anatase transition behavior was critically dependent on the DC power applied to the TiO 2Àx target. Thus, transition of the amorphous TiO 2Àx channel layer (Figs. 3(a) and 3(b) ) from an insulator to semiconductor was explained by RTAinduced generation of free carriers and short range-ordered microstructures, which permitted d-orbital splitting between neighboring Ti-Ti atoms. As shown in Fig. 1(b) , upon the transition from amorphous to anatase phase (Fig. 3(c) ), the V on voltage value of TFTs shifted in a negative V GS direction (D À4.5 V) with an accompanying enhancement of l FE values (0.27-0.59 cm 2 /V s). However, further negative shifts of V on were not observed with TiO 2Àx TFTs prepared at 150 W DC power, indicating that the free carrier generation from oxygen-deficient TiO 2Àx states became saturated after amorphous to anatase phase transition. In contrast, after the anatase phase transition, enhancement of electron transport was thought to be associated with the degree of crystallinity of the anatase TiO 2Àx channel layer. Indeed, the higher l FE value of 0.98 cm 2 /V s for TFTs with TiO 2Àx prepared at 150 W DC power without a negative V on shift for the mobility (0.59 cm 2 /V s) of TFT with TiO 2Àx channel layers prepared at 130 W DC was taken as an indication that formation of highly ordered anatase structures was critical for obtaining high mobility TiO 2Àx based TFTs. If larger free electrons in a channel are dominant in an improved electron transport in anatase semiconductor, the V on value of anatase TiO x TFTs should have shifted significantly toward negative direction as the crystallinity of anatase phase became stronger; however, this was not the case. Because the effect of oxygen incorporation into the channel layers on device performance was assumed to be negligible, it is possible that the degree of crystallinity in the anatase phase was an additional factor that affected carrier transport in the TiO 2Àx channel layer, which was similar to what was observed for amorphous Sibased TFTs. Specifically, amorphous Si has a short range order as crystalline Si but lacks long range periodicity. Thus, structural disorder causes carrier localization with strong carrier scattering that reduces effective carrier mobility. 22 To investigate the effect of oxygen incorporation into the anatase TiO 2Àx channel layers, we examined the performance of TiO 2Àx (150 W)-based TFTs as a function of RTA time from 3 to 9 min under ambient oxygen conditions as shown in Fig. 4 . The extracted TFT device parameters from the transfer curves in Fig. 4 gap of TiO 2Àx semiconductors due to the introduction of O 2 during the RTA process. The observed mobility value is the highest reported value to date from a TFT with a sputtered TiO 2Àx channel layer. However, further increases in annealing time from 3 to 9 min led to decreased value of l FE (0.19 cm 2 / V s) and a huge positive shift of V on (À8.5 V to 0.5 V). This result was interesting, in which effective suppression of SS and I off value to 2.16 V/decade and 9.50 Â 10 À13 A, respectively, due to oxygen introduction did not appear to influence enhancement of l FE values in the devices. It was noted that the nature of trap states in the anatase TiO 2Àx semiconductor was important for determining the electrical properties of the TiO 2Àx channel layer. It is well known that the traps can be located at either shallow or deep states in the band gap of anatase TiO 2Àx semiconductor. As observed for all of the anatase TiO 2Àx TFT devices, the reciprocal proportion between l FE value and SS values during the introduction of O 2 indicated that the deep state had a dominant role in influencing SS values. If this was not the case, viz. shallow level (tail states), the l FE of anatase TiO x TFTs would have been enhanced with increased annealing time in ambient O 2 . Therefore, it was reasonable to consider that the increased value of l FE from 0.83 cm 2 /V s to 1.03 cm 2 /V s after the 3 min ambient O 2 RTA process was due to the effective elimination of shallow traps by O 2 incorporation. Indeed, the huge V on voltage shift to positive V GS direction in anatase TiO 2Àx TFTs could be explained by oxygen recombination of unstable Ti 3þ cations acting as ntype dopants in the semiconductor (i.e., oxidation of the semiconducting anatase TiO 2Àx layers). Because the relatively low formation enthalpy of Ti 2 O 3 (DH Ti2O3 ¼ À1520.9 kJ/mol) compared with those of TiO (DH TiO ¼ À518 kJ/mol) and TiO 2 (DH TiO2 ¼ À944 kJ/mol) was sufficient to reduce Ti 3þ cations in anatase TiO 2Àx semiconductors, free electrons could have easily recombined to form a stable oxidation state. 23 Therefore, the low formation enthalpy of Ti 2 O 3 may explain why the value of V on for anatase TiO 2Àx TFTs was positively shifted with ambient O 2 during RTA process.
In summary, semiconducting behavior in amorphous and anatase phase TiO 2Àx channel layers was investigated by correlating molecular orbital ordering, microstructures, and chemical states with TFT device parameters. We found that the insulator to semiconductor transition in amorphous TiO 2Àx layer was primarily influenced by RTA-induced larger d-orbital free carriers and Ti d-orbital splitting with short range ordering of amorphous TiO 2Àx channel layers. In contrast, a highly ordered anatase structure was suggested to explain the larger electron mobility in crystalline anatase TiO 2Àx semiconductors due to the longer periodicity. By introducing an ambient O 2 RTA process, we obtained detailed information including a positive V on shift and trap states for anatase TiO 2Àx semiconductor band gaps.
